


FIG. 1





INTERLEAVING THE ENCODED PAYLOAD

**FIG. 3**




FIG. 4




FIG. 5




FIG. 6A

SUB-MATRIX MAPPING 60-BIT ENTRIES INTO FIRST  
DRAM PAGE OF 512 ADDRESSES, USING 510  
MATRIX CELLS TO STORE FIRST CODEWORD  
DURING WRITE OPERATION





FIG. 6B

CODEWORD SEGMENTS EXPRESSED AS A MATRIX



CROSS-HATCHED SUBMATRIX INDICATES SEGMENT OF  
RECEIVED MATRIX THAT WOULD BE HELD ON ONE  
512 ADDRESS PAGE IF RECEIVER STORED  
ENTRIES SEQUENTIALLY

IF RECEIVED WERE STORED  
SEQUENTIALLY AT THE RECEIVER  
A PHYSICAL PAGE CHANGE WOULD  
REQUIRED EVERY MEMORY  
REFERENCE TO COMPLETE  
THE DE-INTERLEAVING

FIG. 6C





FIG. 7A

FLOW CHART OF PROCESS  
AT TRANSMITTER END





FLOW CHART OF PROCESS  
AT RECEIVER END

**FIG. 7B**